This paper presents a new methodology for design of high speed CMOS operational amplifier in Sub-micron region. The opamp uses a compensation technique which increases the unity gain frequency and phase margin simultaneously. The CMOS op-amp presented in this paper works on 1.5V designed in 65nm standard CMOS technology. It exhibits 86dB DC gain. With load of 5pF, the unity gain frequency and phase margin are 34MHz and 84 o respectively. The op-amp is fairly small and slew rate is more than other low power low voltage op-amps reported.
INTRODUCTION
Silicon technology continues to scale down to ever smaller sizes to reach the market need to include more and more transistors on chip and faster processing of microprocessor. While such scaling is beneficial to digital CMOS circuit behaviour, analog devices are not always benefited by smaller device sizes and lowered supply voltage. As the transistor lengths decrease in size, the effect of channel modulation has a greater impact and drain current increases speedily with a larger V DS . To develop efficient electronic equipment the semiconductor industry has pushed the circuit designers towards low voltage power supply and low power consumption of circuits [1] . New smaller size process technologies offer opportunities to designer to operate at higher frequencies consuming less power, but for analog circuits, this fact partially applies since it is often the case that additional current is needed to keep the same performance when the power supply voltage is decreased. Power dissipation in a circuit can be reduced by reducing either supply voltage or total current in the circuit or by reducing the both. As the input current is lowered though power dissipation is reduced, dynamic range is degraded. As the supply voltage decreases, it also becomes increasingly difficult to keep transistors in saturation with the voltage headroom available [2] .
With developments in deep sub-micron CMOS processes, the available dynamic range in Operational Amplifiers (op-amps) is reduced due to lower power supply voltages [3] . This loss in dynamic range tightens the noise budget. Therefore, a larger load capacitor must be used to reduce the circuit noise, and hence increase the Signal-to-Noise Ratio (SNR), which in turn decreases the bandwidth of the amplifier [4] . With ever increasing data rates, many mixed-signal applications require op-amps having less settling time. Therefore, op-amp design has become exceedingly difficult for broadband circuits while maintaining adequate SNR performance. Techniques for increasing the bandwidth of CMOS Op-Amps are needed to accommodate high speed operation with low noise performance.Thus, typical analog design techniques are needed in order to face the above issues. This paper is organized as follows. In Section 2, a compensation method for high speed CMOS Op-Amps is described. The design of an Op-Amp based on this approach is explained in Section 3. Simulation results are described in Section 4. Finally, some conclusions are offered in Section 5.
HIGH SPEED CMOS OP-AMP
CMOS operational amplifier is designed usually by using Operational Trans-conductance Amplifier (OTA) followed by output buffer as shown in fig 1. Since all internal nodes of OTA are low impedance node except input and output nodes, buffer is used as isolation between load and OTA. OTA only drives small capacitive load while the load to practical op-amp can be resistive or capacitive or combination of both. Since the load is connected at the output of the op-amp, whichis a low impedance node, the load capacitance has little effect onthe phase margin of the amplifier. Therefore, the OTA should beinternally compensated; in order that the overall amplifier wouldexhibit poor stability. Figure 2 . In addition circuit structure, the OTA is additionally com Miller capacitance connected between the inp the buffer.
Assuming that the Op-Amp drives a parallel capacitor CL and a resistor RL, the effective at the input and output of the buffer is
Fig. 2 Proposed compensation in addition to co
Since the gain of the buffer is always smal effective capacitance seen at the output of smaller than the original load capacitance. T the first non-dominant pole (i.e., the pole clo after the dominant pole) to a higher frequency the dominant pole, however, remains unaltere suggests that in the proposed compensation unity gain frequency and phase margin a compared to a conventional circuit structure. Miller capacitance compensation is extensiv stage Op-Amps and other applications [4 speaking, in these applications, the Mille connected around an amplifier with a negative The reason for this negative gain is to e feedback. In the approach presented here, the is positive (but smaller than one). As long as t than one, the positive feedback does not nece completely unstable system, as shown in this p This paper presents the application of a capacitance to reduce the effective load cap achieve both a higher bandwidth and improve
DESIGN AND IMPLEMENT
In this section, the op-amp is designed compensation technique is incorporated in it. amp consists of single ended OTA connected of push-pull buffer. The amplifier is designed standard CMOS process from IBM and ach DC gain. The unity gainfrequency and pha mp, the OTA is output of OTA to presented in this n to conventional mpensated using a put and output of combination of a capacitance seen onventional ller than one, the f the Op-Amp is This effect pushes osest to the origin y. The location of ed. This argument scheme, both the are improved as vely used in two-4]- [7] . Generally er capacitance is e high gain establish negative gain of the buffer the gain is smaller essarily result in a paper. negative Miller pacitance so as to d phase margin. The schematic of the above design i core is made up of single ended fol folded-cascode topology provides between 60 dB and 65 dB) in technologies due to the low intr devices. As mentioned previously, the gain e implemented using single-ended fol shown in Figure 4 . Compared to a folded-cascode gain stage provide gain. However, the cost for this increase in power consumption and designed i.e N-amplifier and P-amp to compensate for the low gain cau length in sub-micron region. These follower which allows the amplifica for P-Amplifier or near VDD for Nshifter in this proposed op-amp circu 
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Fig. 4 Diff amps with source follower level shifter to be used in Gain Enhancement
The low frequency open loop gain of the op-amp depends on the load resistance. If output buffer is not used the gain of opamp is significantly affected by load value. The output of second stage is isolated from the load by adding buffer stage. Fig 5, shows the output buffer stage. The compensation capacitor is added in between input and output of output stage to push the pole deeper and increase low frequency gain.
Fig. 5 Class AB push pull Output buffer stage
A schematic of the threshold voltage referenced self-biasing circuit is illustrated in Figure 6 . The circuit is used to generate the voltages required to bias the OTA core, auxiliary amplifiers and buffers. Note that a start-up circuit (PMOS1, NMOS1 and NMOS2) is utilized to avoid zero current flow in the current generator. The subsequent circuits are used to generate the remaining biasing voltage required ( fig. 6(b) -fig. 6(c) ). To obtain the values for settling time and slew rate, the same circuit as of Transient Analysis is excited by step input voltage having input level of 0.5V to 1.0V. The settling time (2% of final value) comes out to be 50ns which is very much acceptable. The slew rate is calculated by obtaining maximum rate of change of output voltage. The slew rate of this designed op-amp is 72.7V/μs. It is very good for technology in consideration. 
CONCLUSION
The method presented is efficient in compensating the buffered op-amp. In this, OP-Amp is compensated by capacitor connected between input and output of output buffer. The results obtained shows 86dB gain, 34MHz unity gain frequency, 83 o phase margin which are in line with available reported op-amp of same process technology. It also has high slew rate and less settling time to make the circuit work faster. The only drawback is increased offset voltage. Although input offset voltage is not at acceptable level, the other results are acceptable to present industry standard. 
